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Abstract—This paper evaluates several techniques to save
leakage in CMP L2 caches by selectively switching off the less
used lines. We primarily focus on private snoopy L2 caches.
In this case, coherence must be enforced in all situations and
specially when a line is turned off to save power. In particular,
we introduce three techniques: the ﬁrst one turns off the cache
lines by using the coherence protocol invalidations, the second
one is an implementation of a cache decay technique speciﬁc
for coherent caches, the third one is a performance-optimized
decay-based technique for coherent caches.
Experimental results, carried out by using accurate
performance/thermal/energy models, show that appreciable
power savings can be achieved by properly designing a leakage
optimization technique. We target a CMP composed of 4 cores
and 1 to 8 MB of total cache. For 4MB, the proposed techniques
show a 13%, 30%, and 21% energy reduction, respectively, at
the cost of 0%, 8%, and 2% performance loss. For other cache
sizes the behavior is qualitatively similar.
Keywords-leakage; chip multiprocessor; CMP; Multicore;
Cache Decay; Coherence;
I. INTRODUCTION
Static power is one of the most important sources of power
consumption in modern processors. This is mainly due to the
subthreshold and gate-oxide leakage currents which are in-
trinsically high in deep sub-micron devices. Efforts in high-k
materials have reduced the gate-oxide leakage; nevertheless
lower voltages increase dramatically subthreshold leakage.
Both academic and industrial studies show that a large part
of the power consumption of a state-of-the-art processor is
due to the static component [1]–[3]. According to the ITRS
[4], efﬁciently managing low-leakage devices and operation
modes is a key challenge for next generation systems.
Multicore architectures have recently emerged as a well
established trend in processor design. This approach – aka
Chip Multiprocessor (CMP) – permits to efﬁciently deal with
power/thermal issues dominating advanced processes and
makes it easy to exploit thread level parallelism of modern
applications.
In this context, the memory hierarchy design is critical to
both performance and power. This paper faces the problem
of optimizing leakage energy in the secondary (L2) caches
of CMP systems. L2 caches are typically much larger than
L1 caches, featuring larger static power contribution.
Many literature papers have proposed techniques to reduce
static power in the caches of single-processor systems. Most
of these techniques are based on the common idea of
selectively turning off (or switch to a low-leakage state)
a portion of the cache [5]–[8]. A SRAM cell may be
switched off by using a transistor to gate the power supply
or the ground path. A quite successful low-leakage cache
microarchitecture, ﬁrst introduced in [6], is based on the
concept of line decay (or cache decay). According to this
technique, a cache line is allowed to be on and inactive –
i.e. not accessed – at maximum for a given time, named
decay time. A counter is associated to each line. Once a
time equal to the decay time has elapsed, if the line has not
been accessed, the line is turned off. Otherwise, when the
line is accessed, the counter is reset to its initial value (decay
time). Cache decay has been mostly studied in the context
of L1 caches and only recently has been considered also for
L2 caches [9], [10].
This paper aims at proposing several leakage-aware
schemes for secondary caches in CMPs. We focus on private
snoopy L2 caches, since these present more interesting
challenges. In this case, data coherence must be enforced
when a line is turned off. In detail, the main contributions
can be summarized as follows: i) a technique which uses
the coherence protocol to switch off L2 cache lines; ii) an
implementation of a cache decay technique for a private
(snoopy) L2 cache; iv) a technique (Selective Decay), to
improve the performance of the decay scheme by avoiding
to decay lines which may generate ‘costly’ side-effects, such
as misses in the primary caches.
This paper is organized as follows. Section II presents the
related work. In Section III, we discuss the implementation
of a turning off mechanism suitable for L2 caches of
CMPs. The techniques explored in this paper, based on
the mechanism of Section III, are described in Section IV.
Section V, presents the experimental framework. Section
VI, discusses the results. Finally, Section VII concludes the
paper.
II. RELATED WORK
The problem of reducing the energy consumption of cache
memories has been thoroughly faced in past years. A
2009 International Conference on Parallel Processing
0190-3918/09 $25.00 © 2009 IEEE
DOI 10.1109/ICPP.2009.28
16
plethora of techniques to minimize the dynamic consumption
was proposed: subbanking, line buffers, ﬁlter cache, bitline
segmentation, cache re-conﬁguration,. . .We therefore focus
on those works targeted at static power reduction.
High-Vth cells are typically used to build low-leakage
circuit blocks [11], but leakage saving comes at the cost
of slower speed. This approach can be adopted for caches
as well. In particular, it is attractive for L2 caches since they
are not frequently accessed. Nevertheless, the current trend
makes L2 caches smaller, possibly backed up by a large
L3 cache, and often tightly bound with the primary caches.
We think this argument motivates the need for low-leakage
techniques for high-speed L2 caches.
Powell et al. [5] discuss several Gated-Vdd techniques to
turn off a portion of caches. They show that the leakage
power of a gated cell can be reduced virtually to zero, at the
cost of 8% slower access time and 5% area increase. They
also propose a dynamically resizable instruction cache.
In [7], Flautner et al. introduce the Drowsy Cache, whose
idea is to put the cache lines into a state preserving,
low-power drowsy mode. Other state-preserving techniques
have been proposed in [9], [12]. This may be achieved
by lowering the Vdd. It may involve two power supply
voltages, as in [7], or a single one [12]. Regardless of the
number of supply voltages, the noise margin of the cell
is reduced. Since precise and stable threshold voltage is
difﬁcult to achieve in deep submicron processes, this makes
the cells more susceptible to soft errors and metastability.
Furthermore, in [9], several architectural techniques that
exploit the data duplication across the different levels of
cache hierarchy are proposed and compared to multi-level
decay techniques both exploiting state-preserving and state-
destroying mechanisms. For the reasons above, this work
focuses only on state-destroying techniques (i.e. decay).
Kaxiras et al. [6], [13], propose two mechanisms of cache
decay: Fixed Decay Interval an Adaptive Decay Interval.
The ﬁrst one assumes a ﬁxed decay time for the whole
cache and program execution. The latter increases the decay
interval – for a single line – if a miss occurs soon after a
line have been switched off. On the other hand, if a miss
takes place a long time after turning off the line, the decay
is decreased.
Zhou et al. [8] introduces another decay-based technique,
named Adaptive Mode Control. In this case, a global decay
interval exists for the whole cache, but this may be dynam-
ically modiﬁed on the basis of a periodic sampling of the
miss rate.
In [10], Abella et al. speciﬁcally target L2 caches. They
propose a predictor which suggests a decay time by monitor-
ing the time between hits for a cache line. Zhang et al. [14]
use the compiler to determine the regions of code not used
in the near future and thus deciding the lines to be turned-
off. Finally, several works [15], [16] combine both state-
preserving (drowsy) and state-destroying (decay) techniques
in a single cache to optimize leakage reduction.
In this paper, we consider only state-destroying techniques
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Figure 1. Private L2 CMP architecture
(i.e. the line is switched off). In particular, we assume Gated-
Vdd [5], as enabling technology for any turn-off technique.
In addition, We focus on ﬁxed decay techniques. Plus, most
of the work presented in this section is orthogonal to our
approach and can be easily combined.
Self-invalidation [17], [18] was proposed to early inval-
idate active lines. In this way, the invalidation overhead
under sequential consistency is reduced. The authors do not
analyze the energy behavior of these techniques, which could
be used in conjunction with some of our proposal to save
leakage by exploiting protocol invalidates.
This work, differently from many previous work [6], [8],
[10], uses a detailed temperature-dependent leakage model
to carry out energy estimation.
Many literature works have appeared about power/-
performance optimization of multicore architectures. Most
of them focus on the exploration of the design space,
in terms of number of cores, processor complexity, and
memory hierarchy [3], [19]–[21]. Dynamic Voltage and
Frequency Scaling (DVFS), in the context of CMPs, has
been discussed as well [20], [21].
Dynamic cache resizing have been proposed by Intel
starting from the Centrino Duo [22]. Anyway, the resizing
can be performed only in the C4 state, which corresponds
to periods of very low utilization and idle residency.
This paper contribution differentiates from the previous
ones. We face the problem of minimizing the static energy
in CMPs caches, analyzing issues of cache coherence, and
proposing a detailed evaluation of several leakage saving
techniques.
III. IMPLEMENTING A MECHANISM TO TURN OFF L2
CACHE LINES IN A CMP
When dealing with a shared memory multiprocessor with
coherent private-L2 caches, some issues may arise if a L2
line is simply eliminated. L2 caches, in a system like the one
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Table I
SUMMARY OF THE VARIOUS SITUATIONS RELATED TO LINE STATE AND POSSIBILITY OF TURNING OFF
Single processor or shared L2 Multiprocessor – private L2
L1 is Write-Back L1 is Write-Through L1 is Write-Through
L2 line state Clean Turn off Turn off, if no pending write Turn off, if no pending write
Dirty Write back Turn off, if no pending Turn off, but invalidate
and turn off write, and write back the upper level
sketched in Figure 1, are typically inclusive. This means that
the lines in the L1 caches must be also in the L2. If this does
not happen, any invalidation of a data residing only in the L1
will not be transmitted by the L2. Even if more sophisticated
techniques can be devised [23], in this paper, we consider
that L2 is inclusive, and to facilitate inclusion, the L1 cache
is Write-Through. This solution stems for ease of design,
while others may reveal additional complexity.
Figure 1 shows some more details of the system that we
consider: Both L1 and L2 own a MSHR, which allows that
multiple hits are served under a pending miss. The primary
cache uses a Write Buffer to propagate writes. We assume L2
caches are snoopy and coherence is enforced on the shared
bus – and propagated to the upper level. We consider a MESI
snoopy protocol.
Any possible shared cache behaves as a coherent device.
In this case, many issues existing for private caches do not
arise.
The goal of this section is the deﬁnition of an architectural
primitive capable of switching off a line of a secondary
cache, without violating the consistency of the cache hier-
archy. Issues related to when this should happen (the global
scheme/algorithm used to turn off cache lines) are discussed
in the next section.
We compare the multiprocessor case with the uni-
processor. Table I compares the various situations that may
arise, and whether a line may (or may not) be switched
off. We assume that an external turn-off signal exists for
each block and, when raised, it means to switch off that
block. Depending on the state of the block in the L2, and
the corresponding one in the L1, some conditions must be
met. In detail, for the uni-processor:
• L1 is Write-Back. If the block in the L2 is clean, it may
be evicted. The corresponding block in the L1 may be
clean or dirty, but this does not make any difference.
If clean, the block will be discarded. If dirty, the new
value(s) will be possibly allocated in the L2 (depending
on the write policy) – and thus the old values need not
to be kept. Should the line size among L1 and L2 be
different, the L2 (or the subsequent level of the memory
hierarchy) should allow partial writes.
If the block in the L2 is dirty, the L2 line can be turned
off, and the newest copy of the dirty block (which can
be either at L1 or L2) must be written back to the
memory.
• L1 is Write-Through. If the block in the L2 is clean, it
may be evicted. In this case, the corresponding block
in the L1, should be clean. Nevertheless, the L1 write
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Figure 2. How to modify the MESI protocol to deal with external turn-off
signal. TC and TD are transient states for a line being invalidated in the
upper level. Labeling of the diagram edges is similar to [23]
buffer should be checked whether the L1 is writing that
block to the L2.
Otherwise, if the L2 line is dirty, this means that the L1
line is dirty too, and the two values are coherent (unless
there is a pending write). Also in this case the L2 block
can be evicted (updating the memory), without touching
the L1.
If the L2 cache is a snoopy cache (private-L2 multipro-
cessor), we must take care of the cache consistency when
turning off a line. If the line is clean, this means that the
corresponding line in the L1 is clean too (Write-through),
so there is no problem in switching off the line. Otherwise,
if the line is dirty, the line maybe turned off, but the L1 line
must evicted. This is because inclusion must be maintained.
Figure 2 shows a modiﬁed version of the MESI protocol
which accounts for the possibility of turning off lines. The
diagram includes two states, TC (Transient Clean) and TD
(Transient Dirty), which are transient states for a clean or
dirty line, being invalidated in the upper level. This exten-
sion belongs to the traditional implementation of multilevel
protocols.
We marked with dashed lines additional edges, and we
labeled with shadowed boxes additional conditions/actions.
The turn-off signal may trigger a state transition only from a
‘stationary’ state, that is Modiﬁed, Exclusive, Shared. If the
line is in any transient state, it must wait to reach the next
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stationary state. Other transient states are not shown in the
diagram, for the sake of clarity, but exist to deal with non
atomic bus transactions [23]. Once this condition is satisﬁed,
depending on the state of the line the following actions may
take place:
• The line is Modiﬁed. Invalidation in the upper level is
needed. So next state is TD. Once invalidation has been
performed, the line can be switched off. This transition
also causes a write-back to the memory.
• The line is Shared or exclusive. The line can be turned
off.
The mechanism to physically turn off a line is imple-
mented by using the valid bit, as explained in [6]. Once a
line is invalidated, its valid bit goes to a low voltage level
and triggers the circuitry to isolate the selected line from
the power supply path. In the diagram of Figure 2, a line is
effectively switched off when it goes to the Invalid state.
This technique may be easily extended to any coherence
protocol, of course taking care of the different semantic of
the states. For example, considering the Owned state of the
MOESI, other copies must be invalidated before a line is
turned off.
Note that, depending on the semantic of the state, switch-
ing off a line may be more or less costly, possibly im-
plying further invalidations. For what concerns MESI (see
Figure 2), turning off a Modiﬁed line generates a write-
back and invalidation in the upper level. On the other hand,
Shared/Exclusive lines don’t incur in any penalty.
IV. EXPLORED TECHNIQUES
We propose and explore three techniques based on the
turning off mechanism illustrated in Section III, for a private-
L2 CMP.
In details:
• Turn off on Protocol Invalidation. The base protocol
is used (Figure 2 without extensions). A cache line is
switched off when a line is invalidated. This technique
does not incur in any performance loss, since the natural
behavior of the cache is maintained.
• Decay. We implemented a ﬁxed decay technique [6]
on the top of our turn off mechanism. The diagram of
Figure 2, with extensions, describes this technique. A
line is turned off either because a line is invalidated or
a turn-off signal is generated by the decay logic.
• Selective Decay (SD). This is also a decay technique,
but a line is let to decay on the transitions leading
to a Shared or Exclusive state. The idea is to avoid
costly decay in terms of performance. As we discussed
in Section III, Modiﬁed lines, if turned off, need to
invalidate the upper level. This may cause a non trivial
performance loss, since it affects directly L1 perfor-
mance. By activating the decay only on the selected
transitions, we minimize the possibility that one of the
decaying lines will goes to Modiﬁed.
V. EXPERIMENTAL SETUP
To accurately evaluate performance and power of CMPs
architecture, we integrated a microarchitecture simulator
modeling a CMP, power models, and a temperature modeling
tool. In particular, we set up an accurate leakage estimation
framework, accounting for temperature and physical charac-
teristics of the chip.
The CMP simulator is SESC [24]. Each core is an out-
of-order superscalar processor, with private L1 caches and
private L2. The processor microarchitecture models the
Alpha 21264 [25].
Inter-processor communication develops on a high-
bandwidth shared bus (57 GB/s), pipelined and clocked at
half of the core clock. The coherence protocol acts directly
among the L2 caches, and it is MESI snoopy-based. At the
same time, the protocol requires additional invalidates/writes
between L1 and L2 caches, to ensure the data coherence.
Memory ordering is ruled by a weak consistency model.
The power model integrated in the simulator is based on
Wattch [26] for processor structures, CACTI [27] for caches,
and Orion [28] for buses. The thermal model is based on
Hotspot-3.0.2 [29], while the leakage model is based on the
work by Liao et al. [30].
Line decay techniques have been implemented assum-
ing a hierarchical counter architecture [6]. We accounted
for extra dynamic and leakage energy due to additional
structures. Since Gated-Vdd needs 5% increased area, we
consider this overhead when calculating the leakage energy.
Furthermore, we considered one cycle penalty for caches
employing decay [5]. Nevertheless, this comes up to be
a not appreciable contribution to the total execution time.
Following the methodology in [10], we have not taken into
account the energy consumption due to the extra off-chip
accesses. Nevertheless, we evaluate the extra bandwidth
needed for each technique.
We selected 3 scientiﬁc applications from Splash-2 suite
[31] (WATER-NS, FMM, and VOLREND), and 3 bench-
marks from ALPbench [32] (mpeg2enc, mpeg2dec, facerec)
as benchmarks. All benchmarks have been run up to comple-
tion and statistics have been collected on the whole program
run, after skipping initialization. For thermal simulations,
we used the power trace related to the whole benchmark
simulation (dumped every 10000 cycles). We used standard
data set for Splash-2, while we limited to 10 frames for
the MPEG2. For facerec, we use the collection of images
included in the distribution.
VI. EXPERIMENTAL RESULTS
This section presents the evaluation of the proposed tech-
niques for L2-private 4-core CMPs, and 1, 2, 4, 8 MB total
L2 cache1.
We ﬁrst analyze results related to average values across
the benchmarks, and different total cache sizes. Figure 3(a)
shows the occupation rate of the L2 caches for the different
1That is, the size of every single L2 cache is 256KB, 512KB, 1MB, 2MB
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(b) L2 miss rate
Figure 3. L2 occupation and miss rate. protocol is the architecture which uses the protocol to turn off lines; decayN is a ﬁxed decay technique, and
sel decayN is the selective decay technique, where N is the decay time in K-cycles
techniques. This is an aggregate ﬁgure, calculated over all
the L2 caches of the system. It indicates the average fraction
of time that a cache line is turned-on during the execution
of a program. For example, if the occupation rate is 60%,
this means that the lines of the L2 caches have been turned
on for the 60% of the time, on average.
A mathematical deﬁnition is as follows (given a leakage
saving technique):
∑
j∈L2s
∑
j∈lines on cyclesij
#L2s×#lines× total cycles
where on cyclesij are the on-cycles (turned on line) of the
i-th line of the j-th cache. #L2s is the number of L2 cache
in the system, #lines is the number of lines per cache, and
total cycles is the number of cycles to execute, that is, how
long a cache line is active when no optimization technique
is applied.
The architecture without any leakage optimization tech-
nique (occupation rate is 100% – always on) is assumed to
be the baseline.
As Figure 3(a) shows, the Protocol technique behaves
fairly well, especially, for larger caches. The L2 occupation
ranges from 87% to 50%. Of course, since the the workload
is ﬁxed for various cache sizes, the occupation rate decreases
as the size increases. The Decay technique features low
cache occupation, ranging from 10% to less than 1%. For
this technique a quite large decay time (512K cycles) may be
enough to achieve signiﬁcant savings. The Selective Decay
technique is in the middle, occupancy rates are on the range
of 50% to 18%. In this case, because only some lines are
allowed to decay (those going to Shared or Exclusive states),
potential savings are reduced.
Figure 3(b) shows the aggregate miss rate for the L2
caches. You can see that the miss rate is quite low for all the
conﬁgurations. This is because the private-L2 architecture
features Write-Through L1s, making that the operations on
the L2 are mostly writes. In addition, the miss rate is
not sensitive to cache size, because the misses induced by
the decay techniques (which are the largest component) do
not depend on the cache size, but mostly on the speciﬁc
technique. On the other hand, for what concerns the Protocol
technique, the miss rate slightly improves, since there are no
extra-misses. Furthermore, when comparing the the three
techniques for a given cache, it is easy to see that more
aggressive the decay is, the higher the miss rate becomes:
0.5%, 1.5%, and nearly 2% for Protocol (and the baseline),
Selective Decay, and Decay, respectively.
The increase of the memory bandwidth needed for each
conﬁguration is shown in Figure 4(a). This can be as large
as 200% for the Decay technique and 8MB cache size.
Bandwidth requirements may be non trivial when consid-
ering decay-based techniques, since these generate costly
L2 misses. This trend is twice less for the Selective Decay
technique, which may represent a cost-effective solution. On
the opposite, if only relying on the protocol to turn off lines,
no additional memory accesses are required.
In Figure 4(b), we consider the performance of the whole
memory system, showing the variation of the Average Mem-
ory Access Time (AMAT). Decay-based techniques may
worsen it by 10% on average. In this case, by using the
Selective Decay a 10% better AMAT is achieved, even if
this beneﬁt seems to diminish as the cache size increases.
Finally, we evaluate the impact of the proposed techniques
on system2 energy and performance. In Figure 5(a), the
energy reduction achieved by every technique is shown.
Results are relative to unoptimized case (L2 caches always
on). The amount of saved energy heavily depends on the
size of the cache. This is because the optimized fraction
(the L2 leakage) depends on the cache size too. For the
Decay technique the energy savings are 9%, 17%, 30%, and
43% for each cache size from 1MB to 8 MB. The Selective
Decay technique typically saves the 50-90% of the energy
saved by Decay.
It is interesting to note that as the cache size increases, the
two techniques perform similarly. Notice that the magnitude
of the decay time is only slightly inﬂuential. The addi-
2The system is composed of cores L1, L2 and system bus
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Figure 4. Variation of the Memory Bandwidth and AMAT, w.r.t. the unoptimized case
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Figure 5. Variation of Energy and IPC
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Figure 6. Energy and IPC for different benchmarks, given 4MB total cache size
tional saving is compensated by increased dynamic energy.
Moreover, for Selective Decay 4K-decay time/1MB-cache
size, the optimized architecture consumes more than the
baseline. This happens because of the steady increase of
dynamic energy for some benchmarks, when the decay time
is reduced to 64K-cycles.
The Protocol technique features lower energy savings: ap-
proximately half with respect to Decay, but still signiﬁcant,
especially for larger caches. For example for 4MB, it is 13%.
Figure 5(b) shows the IPC loss for each technique. You
can observe that, unlike energy, the decay time has a
remarkable impact on the IPC (40-50%). So, larger decay
6
time might be a better choice from the Energy-Delay point
of view. The Selective Decay technique features improved
IPC with respect to Decay. If comparing Decay 512K-decay
time (less aggressive), and Selective Decay 64K-decay time
(most aggressive), Selective Decay achieves 75% lower IPC
penalty than decay, while featuring 25% less energy saving
(see 4MB-L2, in Figure 5(b)).
In Figure 6(a) and Figure 6(b), energy reduction and IPC
loss, for each simulated benchmark, are reported. For the
sake of conciseness, we focus on 4MB total cache systems.
Following considerations are qualitatively similar for other
cache conﬁgurations.
Since the characteristics of the benchmarks are different
for what concerns the L2 usage, results are pretty hetero-
geneous. You may observe that the Protocol technique is
sometimes as good as the decay-based ones. This happens
for mpeg2dec (only slightly worse than Decay), while it per-
forms better for WATER-NS. The Selective Decay achieves
typically the same saving as Decay, except for mpeg2enc and
FMM. For the latter it is clearly outperformed by Decay.
IPC (Figure 6(b)) seems worsen much more for scientiﬁc
benchmarks (WATER-NS, FMM, and VOLREND) than from
multimedia ones. The selected scientiﬁc benchmarks may
feature more complex cache access patterns, difﬁcult to
capture with simple decay techniques.
The effects of varying the decay time are also different.
For example, larger decay improves signiﬁcantly IPC for
VOLREND and mpeg2dec, while it has a smaller effect
for the others. Moreover the effects on the energy may
result in an increase (e.g. mpeg2dec) or a decrease (facerec),
depending on the dynamic energy overhead.
In conclusion, the Protocol technique may be a cost effec-
tive choice for a subset of the considered applications (25-
35% energy reduction, and no performance loss). When tar-
geting multimedia applications, the Selective Decay provides
nearly the same energy saving as the more aggressive Decay
– less than 5% worse – at the cost of a minimal IPC loss
(less than 2% on average). On the other hand, for scientiﬁc
applications, decay techniques may lead to appreciable IPC
penalty (up to more than 25%). Nevertheless, a careful
choice of a leakage saving technique may lead to 15-35%
energy savings.
VII. CONCLUSIONS
This paper explored several techniques to reduce the leakage
energy in CMPs. We adapted the coherence protocol to cope
with power decisions such as turning off a line. Furthermore,
we adapted existing decay techniques to work properly on
a CMP. In this paper, we presented three leakage saving
techniques: i) Turn off on Protocol Invalidation (Protocol):
this is based on the coherence protocol to turn off the
lines invalidated by the protocol itself; ii) Decay; this is
an implementation of a cache decay technique, compatible
with the CMP cache hierarchy; iii) Selective Decay: another
decay-based technique, but performance-optimized, since it
aims at avoiding costly decays in terms of performance.
The evaluation showed that for a total of 4MB L2
cache CMP, these techniques feature 13%, 30%, and 21%
energy reduction, respectively, at the cost of 0%, 8%, and
2% performance loss. While the performance penalty is
approximately the same for different cache sizes, the energy
reduction is higher for larger caches – up to 25%, 44%, and
38%, respectively, for 8MB. When analyzing the behavior
of each scheme for a mix of scientiﬁc and multimedia
benchmarks, we found that Protocol and Selective Decay
feature 25%/35% energy reduction at the cost of minimal
performance loss (0% or 2%, respectively), for most of the
applications. Especially when targeting multimedia applica-
tions, Selective Decay seems the best solution for Energy-
Delay.
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